

VS1003 - MP3/WMA AUDIO CODEC


Features

- Decodes MPEG 1 & 2 audio layer III (CBR +VBR +ABR); WMA 4.0/4.1/7/8/9 all profiles (5-384kbps); WAV (PCM + IMA ADPCM); General MIDI / SP-MIDI files
- Encodes IMA ADPCM from microphone or line input
- Streaming support for MP3 and WAV
- Bass and treble controls
- Operates with a single clock 12..13 MHz.
- Internal PLL clock multiplier
- Low-power operation
- High-quality on-chip stereo DAC with no phase error between channels
- Stereo earphone driver capable of driving a 30 Ω load
- Separate operating voltages for analog, digital and I/O
- 5.5 KiB On-chip RAM for user code / data
- Serial control and data interfaces
- Can be used as a slave co-processor
- SPI flash boot for special applications
- UART for debugging purposes
- New functions may be added with software and 4 GPIO pins

Description

VS1003 is a single-chip MP3/WMA/MIDI audio decoder and ADPCM encoder. It contains a high-performance, proprietary low-power DSP processor core VS_DSP⁴, working data memory, 5 KiB instruction RAM and 0.5 KiB data RAM for user applications, serial control and input data interfaces, 4 general purpose I/O pins, an UART, as well as a high-quality variable-sample-rate mono ADC and stereo DAC, followed by an earphone amplifier and a ground buffer.

VS1003 receives its input bitstream through a serial input bus, which it listens to as a system slave. The input stream is decoded and passed through a digital volume control to an 18-bit oversampling, multi-bit, sigma-delta DAC. The decoding is controlled via a serial control bus. In addition to the basic decoding, it is possible to add application specific features, like DSP effects, to the user RAM memory.



Contents

1	Licenses	8
2	Disclaimer	8
3	Definitions	8
4	Characteristics & Specifications	9
4.1	Absolute Maximum Ratings	9
4.2	Recommended Operating Conditions	9
4.3	Analog Characteristics	10
4.4	Power Consumption	10
4.5	Digital Characteristics	11
4.6	Switching Characteristics - Boot Initialization	11
5	Packages and Pin Descriptions	12
5.1	Packages	12
5.1.1	LQFP-48	12
5.1.2	BGA-49	12
5.2	LQFP-48 and BGA-49 Pin Descriptions	13
6	Connection Diagram, LQFP-48	15
7	SPI Buses	16
7.1	General	16
7.2	SPI Bus Pin Descriptions	16
7.2.1	VS1002 Native Modes (New Mode)	16

7.2.2	VS1001 Compatibility Mode	16
7.3	Data Request Pin DREQ	17
7.4	Serial Protocol for Serial Data Interface (SDI)	17
7.4.1	General	17
7.4.2	SDI in VS1002 Native Modes (New Mode)	17
7.4.3	SDI in VS1001 Compatibility Mode	18
7.4.4	Passive SDI Mode	18
7.5	Serial Protocol for Serial Command Interface (SCI)	18
7.5.1	General	18
7.5.2	SCI Read	19
7.5.3	SCI Write	19
7.6	SPI Timing Diagram	20
7.7	SPI Examples with SM_SDINEW and SM_SDISHARED set	21
7.7.1	Two SCI Writes	21
7.7.2	Two SDI Bytes	21
7.7.3	SCI Operation in Middle of Two SDI Bytes	22
8	Functional Description	23
8.1	Main Features	23
8.2	Supported Audio Codecs	23
8.2.1	Supported MP3 (MPEG layer III) Formats	23
8.2.2	Supported WMA Formats	24
8.2.3	Supported RIFF WAV Formats	25
8.2.4	Supported MIDI Formats	26
8.3	Data Flow of VS1003	27

8.4	Serial Data Interface (SDI)	27
8.5	Serial Control Interface (SCI)	28
8.6	SCI Registers	28
8.6.1	SCI.MODE (RW)	29
8.6.2	SCI.STATUS (RW)	31
8.6.3	SCI.BASS (RW)	31
8.6.4	SCI.CLOCKF (RW)	32
8.6.5	SCI.DECODE.TIME (RW)	33
8.6.6	SCI.AUDATA (RW)	33
8.6.7	SCI.WRAM (RW)	33
8.6.8	SCI.WRAMADDR (W)	33
8.6.9	SCI.HDAT0 and SCI.HDAT1 (R)	34
8.6.10	SCI.AIADDR (RW)	35
8.6.11	SCI.VOL (RW)	35
8.6.12	SCI.AICTRL[x] (RW)	36
9	Operation	37
9.1	Clocking	37
9.2	Hardware Reset	37
9.3	Software Reset	37
9.4	SPI Boot	38
9.5	Play/Decode	38
9.6	Feeding PCM data	38
9.7	SDI Tests	39
9.7.1	Sine Test	39

9.7.2	Pin Test	39
9.7.3	Memory Test	40
9.7.4	SCI Test	40
10	VS1003 Registers	41
10.1	Who Needs to Read This Chapter	41
10.2	The Processor Core	41
10.3	VS1003 Memory Map	41
10.4	SCI Registers	41
10.5	Serial Data Registers	41
10.6	DAC Registers	42
10.7	GPIO Registers	43
10.8	Interrupt Registers	44
10.9	A/D Modulator Registers	45
10.10	Watchdog v1.0 2002-08-26	46
10.10.1	Registers	46
10.11	UART v1.0 2002-04-23	47
10.11.1	Registers	47
10.11.2	Status UARTx_STATUS	47
10.11.3	Data UARTx_DATA	48
10.11.4	Data High UARTx_DATAH	48
10.11.5	Divider UARTx_DIV	48
10.11.6	Interrupts and Operation	49
10.12	Timers v1.0 2002-04-23	50
10.12.1	Registers	50

10.12.2 Configuration TIMER_CONFIG	50
10.12.3 Configuration TIMER_ENABLE	51
10.12.4 Timer X Startvalue TIMER_Tx[L/H]	51
10.12.5 Timer X Counter TIMER_TxCNT[L/H]	51
10.12.6 Interrupts	51
10.13 System Vector Tags	52
10.13.1 AudioInt, 0x20	52
10.13.2 SciInt, 0x21	52
10.13.3 DataInt, 0x22	52
10.13.4 ModuInt, 0x23	52
10.13.5 TxInt, 0x24	53
10.13.6 RxInt, 0x25	53
10.13.7 Timer0Int, 0x26	53
10.13.8 Timer1Int, 0x27	53
10.13.9 UserCodec, 0x0	54
10.14 System Vector Functions	54
10.14.1 WriteIRam(), 0x2	54
10.14.2 ReadIRam(), 0x4	54
10.14.3 DataBytes(), 0x6	54
10.14.4 GetDataByte(), 0x8	55
10.14.5 GetDataWords(), 0xa	55
10.14.6 Reboot(), 0xc	55
11 Document Version Changes	56
11.1 Version 0.92, 2005-06-07	56

11.2	Version 0.91, 2005-02-25	56
11.3	Version 0.90, 2005-01-28	56
11.4	Version 0.80, 2005-01-11	56
11.5	Version 0.70, 2004-07-28	56
11.6	Initial version 0.62 for VS1003, 2003-03-19	56
12	Contact Information	57

List of Figures

1	Pin Configuration, LQFP-48.	12
2	Pin Configuration, BGA-49.	12
3	Typical Connection Diagram Using LQFP-48.	15
4	BSYNC Signal - one byte transfer.	18
5	BSYNC Signal - two byte transfer.	18
6	SCI Word Read	19
7	SCI Word Write	19
8	SPI Timing Diagram.	20
9	Two SCI Operations.	21
10	Two SDI Bytes.	21
11	Two SDI Bytes Separated By an SCI Operation.	22
12	Data Flow of VS1003.	27
13	ADPCM Frequency Responses with 8kHz sample rate.	30
14	User's Memory Map.	42
15	RS232 Serial Interface Protocol	47

1 Licenses

MPEG Layer-3 audio decoding technology licensed from Fraunhofer IIS and Thomson.

VS1003 contains WMA decoding technology from Microsoft.

This product is protected by certain intellectual property rights of Microsoft and cannot be used or further distributed without a license from Microsoft.

2 Disclaimer

This is a *preliminary* datasheet. All properties and figures are subject to change.

3 Definitions

ASIC Application Specific Integrated Circuit.

B Byte, 8 bits.

b Bit.

IC Integrated Circuit.

Ki “Kibi” = 2^{10} = 1024 (IEC 60027-2).

Mi “Mebi” = 2^{20} = 1048576 (IEC 60027-2).

VS_DSP VLSI Solution’s DSP core.

W Word. In VS_DSP, instruction words are 32-bit and data words are 16-bit wide.

4 Characteristics & Specifications

4.1 Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Analog Positive Supply	AVDD	-0.3	3.6	V
Digital Positive Supply	CVDD	-0.3	2.7	V
I/O Positive Supply	IOVDD	-0.3	3.6	V
Current at Any Digital Output			±50	mA
Voltage at Any Digital Input		-0.3	IOVDD+0.3 ¹	V
Operating Temperature		-40	+85	°C
Storage Temperature		-65	+150	°C

¹ Must not exceed 3.6 V

4.2 Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Ambient Operating Temperature		-25		+70	°C
Analog and Digital Ground ¹	AGND DGND		0.0		V
Positive Analog	AVDD	2.6	2.8	3.6	V
Positive Digital	CVDD	2.4	2.5	2.7	V
I/O Voltage	IOVDD	CVDD-0.6V	2.8	3.6	V
Input Clock Frequency ²	XTALI	12	12.288	13	MHz
Internal Clock Frequency	CLKI	12	36.864	50.0 ⁴	MHz
Internal Clock Multiplier ³		1.0×	3.0×	4.0×	
Master Clock Duty Cycle		40	50	60	%

¹ Must be connected together as close the device as possible for latch-up immunity.

² The maximum sample rate that can be played with correct speed is XTALI/256.

Thus, XTALI must be at least 12.288 MHz to be able to play 48 kHz at correct speed.

³ Reset value is 1.0×. Set to 3.0× after reset and allow 1.0× increase during WMA playback.

⁴ 50.0 MHz (4.0 × 12.288 MHz or 3.5 × 13.0 MHz) is the maximum clock for the full CVDD range.

4.3 Analog Characteristics

Unless otherwise noted: AVDD=2.5..3.6V, CVDD=2.4..2.7V, IOVDD=CVDD-0.6V..3.6V, TA=-40..+85°C, XTALI=12..13MHz, Internal Clock Multiplier 3.5×. DAC tested with 1307.894 Hz full-scale output sine wave, measurement bandwidth 20..20000 Hz, analog output load: LEFT to GBUF 30Ω, RIGHT to GBUF 30Ω. Microphone test amplitude 50 mVpp, $f_s=1$ kHz, Line input test amplitude 1.1 V, $f_s=1$ kHz.

Parameter	Symbol	Min	Typ	Max	Unit
DAC Resolution			18		bits
Total Harmonic Distortion	THD		0.1	0.3	%
Dynamic Range (DAC unmuted, A-weighted)	IDR		90		dB
S/N Ratio (full scale signal)	SNR	70			dB
Interchannel Isolation (Cross Talk)		50	75		dB
Interchannel Isolation (Cross Talk), with GBUF			40		dB
Interchannel Gain Mismatch		-0.5		0.5	dB
Frequency Response		-0.1		0.1	dB
Full Scale Output Voltage (Peak-to-peak)		1.3	1.5 ¹	1.7	Vpp
Deviation from Linear Phase				5	°
Analog Output Load Resistance	AOLR	16	30 ²		Ω
Analog Output Load Capacitance				100	pF
Microphone input amplifier gain	MICG		26		dB
Microphone input amplitude			50	140 ³	mVpp AC
Microphone Total Harmonic Distortion	MTHD		0.02	0.10	%
Microphone S/N Ratio	MSNR	50	62		dB
Line input amplitude			2200	2800 ³	mVpp AC
Line input Total Harmonic Distortion	LTHD		0.06	0.10	%
Line input S/N Ratio	LSNR	60	68		dB
Line and Microphone input impedances			100		kΩ

Typical values are measured of about 5000 devices of Lot 4234011, Week Code 0452.

¹ 3.0 volts can be achieved with +-to-+ wiring for mono difference sound.

² AOLR may be much lower, but below *Typical* distortion performance may be compromised.

³ Above typical amplitude the Harmonic Distortion increases.

4.4 Power Consumption

Tested with an MPEG 1.0 Layer-3 128 kbps sample and generated sine. Output at full volume. XTALI 12.288 MHz. Internal clock multiplier 3.0×. CVDD = 2.5 V, AVDD = 2.8 V.

Parameter	Min	Typ	Max	Unit
Power Supply Consumption AVDD, Reset		0.6	5.0	μA
Power Supply Consumption CVDD, Reset		3.7	50.0	μA
Power Supply Consumption AVDD, sine test, 30Ω + GBUF		36.9		mA
Power Supply Consumption CVDD, sine test		12.4		mA
Power Supply Consumption AVDD, no load		7.0		mA
Power Supply Consumption AVDD, output load 30Ω		10.9		mA
Power Supply Consumption AVDD, 30Ω + GBUF		16.1		mA
Power Supply Consumption CVDD		17.5		mA

4.5 Digital Characteristics

Parameter	Symbol	Min	Typ	Max	Unit
High-Level Input Voltage		$0.7 \times \text{IOVDD}$		$\text{IOVDD} + 0.3^1$	V
Low-Level Input Voltage		-0.2		$0.3 \times \text{IOVDD}$	V
High-Level Output Voltage at $I_O = -2.0 \text{ mA}$		$0.7 \times \text{IOVDD}$			V
Low-Level Output Voltage at $I_O = 2.0 \text{ mA}$				$0.3 \times \text{IOVDD}$	V
Input Leakage Current		-1.0		1.0	μA
SPI Input Clock Frequency ²				$\frac{\text{CLKI}}{6}$	MHz
Rise time of all output pins, load = 50 pF				50	ns

¹ Must not exceed 3.6V

² Value for SCI reads. SCI and SDI writes allow $\frac{\text{CLKI}}{4}$.

4.6 Switching Characteristics - Boot Initialization

Parameter	Symbol	Min	Max	Unit
XRESET active time		2		XTALI
XRESET inactive to software ready		16600	50000^1	XTALI
Power on reset, rise time to CVDD		10		V/s

¹ DREQ rises when initialization is complete. You should not send any data or commands before that.

5 Packages and Pin Descriptions

5.1 Packages

Both LPQFP-48 and BGA-49 are lead (Pb) free and also RoHS compliant packages. RoHS is a short name of *Directive 2002/95/EC on the restriction of the use of certain hazardous substances in electrical and electronic equipment*.

5.1.1 LQFP-48




Figure 1: Pin Configuration, LQFP-48.

LQFP-48 package dimensions are at <http://www.vlsi.fi/>.

5.1.2 BGA-49




Figure 2: Pin Configuration, BGA-49.

BGA-49 package dimensions are at <http://www.vlsi.fi/>.

5.2 LQFP-48 and BGA-49 Pin Descriptions

Pin Name	LQFP-48 Pin	BGA49 Ball	Pin Type	Function
MICP	1	C3	AI	Positive differential microphone input, self-biasing
MICN	2	C2	AI	Negative differential microphone input, self-biasing
XRESET	3	B1	DI	Active low asynchronous reset
DGND0	4	D2	DGND	Core & I/O ground
CVDD0	5	C1	CPWR	Core power supply
IOVDD0	6	D3	IOPWR	I/O power supply
CVDD1	7	D1	CPWR	Core power supply
DREQ	8	E2	DO	Data request, input bus
GPIO2 / DCLK ¹	9	E1	DIO	General purpose IO 2 / serial input data bus clock
GPIO3 / SDATA ¹	10	F2	DIO	General purpose IO 3 / serial data input
XDCS / BSYNC ¹	13	E3	DI	Data chip select / byte sync
IOVDD1	14	F3	IOPWR	I/O power supply
VCO	15	G2	DO	Clock VCO output
DGND1	16	F4	DGND	Core & I/O ground
XTALO	17	G3	AO	Crystal output
XTALI	18	E4	AI	Crystal input
IOVDD2	19	G4	IOPWR	I/O power supply
IOVDD3		F5	IOPWR	I/O power supply
DGND2	20		DGND	Core & I/O ground
DGND3	21	G5	DGND	Core & I/O ground
DGND4	22	F6	DGND	Core & I/O ground
XCS	23	G6	DI	Chip select input (active low)
CVDD2	24	G7	CPWR	Core power supply
RX	26	E6	DI	UART receive, connect to IOVDD if not used
TX	27	F7	DO	UART transmit
SCLK	28	D6	DI	Clock for serial bus
SI	29	E7	DI	Serial input
SO	30	D5	DO3	Serial output
CVDD3	31	D7	CPWR	Core power supply
TEST	32	C6	DI	Reserved for test, connect to IOVDD
GPIO0 / SPIBOOT	33	C7	DIO	General purpose IO 0 / SPIBOOT, use 100 k Ω pull-down resistor ²
GPIO1	34	B6	DIO	General purpose IO 1
AGND0	37	C5	APWR	Analog ground, low-noise reference
AVDD0	38	B5	APWR	Analog power supply
RIGHT	39	A6	AO	Right channel output
AGND1	40	B4	APWR	Analog ground
AGND2	41	A5	APWR	Analog ground
GBUF	42	C4	AO	Ground buffer
AVDD1	43	A4	APWR	Analog power supply
RCAP	44	B3	AIO	Filtering capacitance for reference
AVDD2	45	A3	APWR	Analog power supply
LEFT	46	B2	AO	Left channel output
AGND3	47	A2	APWR	Analog ground
LINEIN	48	A1	AI	Line input

¹ First pin function is active in New Mode, latter in Compatibility Mode.

² Unless pull-down resistor is used, SPI Boot is tried. See Chapter 9.4 for details.

Pin types:

Type	Description
DI	Digital input, CMOS Input Pad
DO	Digital output, CMOS Input Pad
DIO	Digital input/output
DO3	Digital output, CMOS Tri-stated Output Pad
AI	Analog input

Type	Description
AO	Analog output
AIO	Analog input/output
APWR	Analog power supply pin
DGND	Core or I/O ground pin
CPWR	Core power supply pin
IOPWR	I/O power supply pin

In BGA-49, no-connect balls are A7, B7, D4, E5, F1, G1.

In LQFP-48, no-connect pins are 11, 12, 25, 35, 36.

6 Connection Diagram, LQFP-48




Figure 3: Typical Connection Diagram Using LQFP-48.

The ground buffer GBUF can be used for common voltage (1.24 V) for earphones. This will eliminate the need for large isolation capacitors on line outputs, and thus the audio output pins from VS1003 may be connected directly to the earphone connector.

If GBUF is not used, LEFT and RIGHT must be provided with 100 μ F capacitors.

If UART is not used, RX should be connected to IOVDD and TX be unconnected.

Do not connect any external load to XTALO.

Note: This connection assumes SM_SDINew is active (see Chapter 8.6.1). If also SM_SDISHARE is used, xDCS doesn't need to be connected (see Chapter 7.2.1).

7 SPI Buses

7.1 General

The SPI Bus - that was originally used in some Motorola devices - has been used for both VS1003's Serial Data Interface SDI (Chapters 7.4 and 8.4) and Serial Control Interface SCI (Chapters 7.5 and 8.5).

7.2 SPI Bus Pin Descriptions

7.2.1 VS1002 Native Modes (New Mode)

These modes are active on VS1003 when SM_SDINEW is set to 1 (default at startup). DCLK, SDATA and BSYNC are replaced with GPIO2, GPIO3 and XDCS, respectively.

SDI Pin	SCI Pin	Description
XDCS	XCS	Active low chip select input. A high level forces the serial interface into standby mode, ending the current operation. A high level also forces serial output (SO) to high impedance state. If SM_SDISHARE is 1, pin XDCS is not used, but the signal is generated internally by inverting XCS.
SCK		Serial clock input. The serial clock is also used internally as the master clock for the register interface. SCK can be gated or continuous. In either case, the first rising clock edge after XCS has gone low marks the first bit to be written.
SI		Serial input. If a chip select is active, SI is sampled on the rising CLK edge.
-	SO	Serial output. In reads, data is shifted out on the falling SCK edge. In writes SO is at a high impedance state.

7.2.2 VS1001 Compatibility Mode

This mode is active when SM_SDINEW is set to 0. In this mode, DCLK, SDATA and BSYNC are active.

SDI Pin	SCI Pin	Description
-	XCS	Active low chip select input. A high level forces the serial interface into standby mode, ending the current operation. A high level also forces serial output (SO) to high impedance state.
BSYNC	-	SDI data is synchronized with a rising edge of BSYNC.
DCLK	SCK	Serial clock input. The serial clock is also used internally as the master clock for the register interface. SCK can be gated or continuous. In either case, the first rising clock edge after XCS has gone low marks the first bit to be written.
SDATA	SI	Serial input. SI is sampled on the rising SCK edge, if XCS is low.
-	SO	Serial output. In reads, data is shifted out on the falling SCK edge. In writes SO is at a high impedance state.

7.3 Data Request Pin DREQ

The DREQ pin/signal is used to signal if VS1003's FIFO is capable of receiving data. If DREQ is high, VS1003 can take at least 32 bytes of SDI data or one SCI command. When these criteria are not met, DREQ is turned low, and the sender should stop transferring new data.

Because of the 32-byte safety area, the sender may send upto 32 bytes of SDI data at a time without checking the status of DREQ, making controlling VS1003 easier for low-speed microcontrollers.

Note: DREQ may turn low or high at any time, even during a byte transmission. Thus, DREQ should only be used to decide whether to send more bytes. It should not abort a transmission that has already started.

Note: In VS10XX products upto VS1002, DREQ was only used for SDI. In VS1003 DREQ is also used to tell the status of SCI.

7.4 Serial Protocol for Serial Data Interface (SDI)

7.4.1 General

The serial data interface operates in slave mode so DCLK signal must be generated by an external circuit.

Data (SDATA signal) can be clocked in at either the rising or falling edge of DCLK (Chapter 8.6).

VS1003 assumes its data input to be byte-synchronized. SDI bytes may be transmitted either MSb or LSb first, depending of contents of SCI_MODE (Chapter 8.6.1).

The firmware is able to accept the maximum bitrate the SDI supports.

7.4.2 SDI in VS1002 Native Modes (New Mode)

In VS1002 native modes (SM_NEWMODE is 1), byte synchronization is achieved by XD_CS. The state of XD_CS may not change while a data byte transfer is in progress. To always maintain data synchronization even if there may be glitches in the boards using VS1003, it is recommended to turn XD_CS every now and then, for instance once after every flash data block or a few kilobytes, just to keep sure the host and VS1003 are in sync.

If SM_SDISHARE is 1, the XD_CS signal is internally generated by inverting the XCS input.

For new designs, using VS1002 native modes are recommended.

7.4.3 SDI in VS1001 Compatibility Mode




Figure 4: BSYNC Signal - one byte transfer.

When VS1003 is running in VS1001 compatibility mode, a BSYNC signal must be generated to ensure correct bit-alignment of the input bitstream. The first DCLK sampling edge (rising or falling, depending on selected polarity), during which the BSYNC is high, marks the first bit of a byte (LSB, if LSB-first order is used, MSB, if MSB-first order is used). If BSYNC is '1' when the last bit is received, the receiver stays active and next 8 bits are also received.




Figure 5: BSYNC Signal - two byte transfer.

7.4.4 Passive SDI Mode

If SM_NEWMODE is 0 and SM_SDISHARE is 1, the operation is otherwise like the VS1001 compatibility mode, but bits are only received while the BSYNC signal is '1'. Rising edge of BSYNC is still used for synchronization.

7.5 Serial Protocol for Serial Command Interface (SCI)

7.5.1 General

The serial bus protocol for the Serial Command Interface SCI (Chapter 8.5) consists of an instruction byte, address byte and one 16-bit data word. Each read or write operation can read or write a single register. Data bits are read at the rising edge, so the user should update data at the falling edge. Bytes are always send MSb first.

The operation is specified by an 8-bit instruction opcode. The supported instructions are read and write. See table below.

Instruction		
Name	Opcode	Operation
READ	0b0000 0011	Read data
WRITE	0b0000 0010	Write data

Note: VS1003 sets DREQ low after each SCI operation. The duration depends on the operation. It is not allowed to start a new SCI/SDI operation before DREQ is high again.

7.5.2 SCI Read




Figure 6: SCI Word Read

VS1003 registers are read from using the following sequence, as shown in Figure 6. First, XCS line is pulled low to select the device. Then the READ opcode (0x3) is transmitted via the SI line followed by an 8-bit word address. After the address has been read in, any further data on SI is ignored by the chip. The 16-bit data corresponding to the received address will be shifted out onto the SO line.

XCS should be driven high after data has been shifted out.

DREQ is driven low for a short while when in a read operation by the chip. This is a very short time and doesn't require special user attention.

7.5.3 SCI Write




Figure 7: SCI Word Write

VS1003 registers are written from using the following sequence, as shown in Figure 7. First, XCS line is pulled low to select the device. Then the WRITE opcode (0x2) is transmitted via the SI line followed by an 8-bit word address.

After the word has been shifted in and the last clock has been sent, XCS should be pulled high to end the WRITE sequence.

After the last bit has been sent, DREQ is driven low for the duration of the register update, marked “execution” in the figure. The time varies depending on the register and its contents (see table in Chapter 8.6 for details). If the maximum time is longer than what it takes from the microcontroller to feed the next SCI command or SDI byte, it is not allowed to finish a new SCI/SDI operation before DREQ has risen up again.

7.6 SPI Timing Diagram




Figure 8: SPI Timing Diagram.

Symbol	Min	Max	Unit
tXCSS	5		ns
tSU	-26		ns
tH	2		CLKI cycles
tZ	0		ns
tWL	2		CLKI cycles
tWH	2		CLKI cycles
tV		2 (+ 25ns ¹)	CLKI cycles
tXCSH	-26		ns
tXCS	2		CLKI cycles
tDIS		10	ns

¹ 25ns is when pin loaded with 100pF capacitance. The time is shorter with lower capacitance.

Note: As tWL and tWH, as well as tH require at least 2 clock cycles, the maximum speed for the SPI bus that can easily be used is 1/6 of VS1003's internal clock speed CLKI. Slightly higher speed can be achieved with very careful timing tuning. For details, see Application Notes for VS10XX.

Note: Although the timing is derived from the internal clock CLKI, the system always starts up in 1.0× mode, thus CLKI=XTALI.

Note: Negative numbers mean that the signal can change in different order from what is shown in the diagram.

7.7 SPI Examples with SM_SDINEW and SM_SDISHARED set

7.7.1 Two SCI Writes




Figure 9: Two SCI Operations.

Figure 9 shows two consecutive SCI operations. Note that xCS *must* be raised to inactive state between the writes. Also DREQ must be respected as shown in the figure.

7.7.2 Two SDI Bytes




Figure 10: Two SDI Bytes.

SDI data is synchronized with a raising edge of xCS as shown in Figure 10. However, every byte doesn't need separate synchronization.

7.7.3 SCI Operation in Middle of Two SDI Bytes




Figure 11: Two SDI Bytes Separated By an SCI Operation.

Figure 11 shows how an SCI operation is embedded in between SDI operations. xCS edges are used to synchronize both SDI and SCI. Remember to respect DREQ as shown in the figure.

8 Functional Description

8.1 Main Features

VS1003 is based on a proprietary digital signal processor, VS_DSP. It contains all the code and data memory needed for MP3, WMA and WAV PCM + ADPCM audio decoding, MIDI synthesizer, together with serial interfaces, a multirate stereo audio DAC and analog output amplifiers and filters. Also AD-PCM audio encoding is supported using a microphone amplifier and A/D converter. A UART is provided for debugging purposes.

8.2 Supported Audio Codecs

Conventions	
Mark	Description
+	Format is supported
-	Format exists but is not supported
	Format doesn't exist

8.2.1 Supported MP3 (MPEG layer III) Formats

MPEG 1.0¹:

Samplerate / Hz	Bitrate / kbit/s													
	32	40	48	56	64	80	96	112	128	160	192	224	256	320
48000	+	+	+	+	+	+	+	+	+	+	+	+	+	+
44100	+	+	+	+	+	+	+	+	+	+	+	+	+	+
32000	+	+	+	+	+	+	+	+	+	+	+	+	+	+

MPEG 2.0¹:

Samplerate / Hz	Bitrate / kbit/s													
	8	16	24	32	40	48	56	64	80	96	112	128	144	160
24000	+	+	+	+	+	+	+	+	+	+	+	+	+	+
22050	+	+	+	+	+	+	+	+	+	+	+	+	+	+
16000	+	+	+	+	+	+	+	+	+	+	+	+	+	+

MPEG 2.5^{1 2}:

Samplerate / Hz	Bitrate / kbit/s													
	8	16	24	32	40	48	56	64	80	96	112	128	144	160
12000	+	+	+	+	+	+	+	+	+	+	+	+	+	+
11025	+	+	+	+	+	+	+	+	+	+	+	+	+	+
8000	+	+	+	+	+	+	+	+	+	+	+	+	+	+

¹ Also all variable bitrate (VBR) formats are supported.

² Incompatibilities may occur because MPEG 2.5 is not a standard format.

8.2.2 Supported WMA Formats

Windows Media Audio codec versions 2, 7, 8, and 9 are supported. All WMA profiles (L1, L2, and L3) are supported. Previously streams were separated into Classes 1, 2a, 2b, and 3. The decoder has passed Microsoft's conformance testing program.

WMA 4.0 / 4.1:

Samplerate	Bitrate / kbit/s																
/ Hz	5	6	8	10	12	16	20	22	32	40	48	64	80	96	128	160	192
8000	+	+	+		+												
11025			+	+													
16000				+	+	+	+										
22050						+	+	+	+								
32000							+	+	+	+	+	+					
44100									+		+	+	+	+	+	+	
48000															+	+	

WMA 7:

Samplerate	Bitrate / kbit/s																
/ Hz	5	6	8	10	12	16	20	22	32	40	48	64	80	96	128	160	192
8000	+	+	+		+												
11025			+	+													
16000				+	+	+	+										
22050						+	+	+	+								
32000							+		+	+	+						
44100									+		+	+	+	+	+	+	+
48000															+	+	

WMA 8:

Samplerate	Bitrate / kbit/s																
/ Hz	5	6	8	10	12	16	20	22	32	40	48	64	80	96	128	160	192
8000	+	+	+		+												
11025			+	+													
16000				+	+	+	+										
22050						+	+	+	+								
32000							+		+	+	+						
44100									+		+	+	+	+	+	+	+
48000															+	+	+

WMA 9:

Samplerate	Bitrate / kbit/s																		
/ Hz	5	6	8	10	12	16	20	22	32	40	48	64	80	96	128	160	192	256	320
8000	+	+	+		+														
11025			+	+															
16000				+	+	+	+												
22050						+	+	+	+										
32000							+		+	+	+								
44100							+		+		+	+	+	+	+	+	+	+	+
48000											+		+	+	+	+	+		

In addition to these expected WMA decoding profiles, all other bitrate and samplerate combinations are supported, including variable bitrate WMA streams. Note that WMA does not consume the bitstream as evenly as MP3, so you need a higher peak transfer capability for clean playback at the same bitrate.

8.2.3 Supported RIFF WAV Formats

The most common RIFF WAV subformats are supported.

Format	Name	Supported	Comments
0x01	PCM	+	16 and 8 bits, any sample rate $\leq$ 48kHz
0x02	ADPCM	-	
0x03	IEEE_FLOAT	-	
0x06	ALAW	-	
0x07	MULAW	-	
0x10	OKI_ADPCM	-	
0x11	IMA_ADPCM	+	Any sample rate $\leq$ 48kHz
0x15	DIGISTD	-	
0x16	DIGIFIX	-	
0x30	DOLBY_AC2	-	
0x31	GSM610	-	
0x3b	ROCKWELL_ADPCM	-	
0x3c	ROCKWELL_DIGITALK	-	
0x40	G721_ADPCM	-	
0x41	G728_CELP	-	
0x50	MPEG	-	
0x55	MPEGLAYER3	+	For supported MP3 modes, see Chapter 8.2.1
0x64	G726_ADPCM	-	
0x65	G722_ADPCM	-	

8.2.4 Supported MIDI Formats

General MIDI and SP-MIDI format 0 files are played. Format 1 and 2 files must be converted to format 0 by the user. The maximum simultaneous polyphony is 40. Actual polyphony depends on the internal clock rate (which is user-selectable), the instruments used, and the possible postprocessing effects enabled, such as bass and treble enhancers. The polyphony restriction algorithm makes use of the SP-MIDI MIP table, if present.

36.86 MHz ($3 \times$ input clock) achieves 16-26 simultaneous sustained notes. The instantaneous amount of notes can be larger. 36 MHz is a fair compromise between power consumption and quality, but higher clocks can be used to increase the polyphony.

VS1003B implements 36 distinct instruments. Each melodic, effect, and percussion instrument is mapped into one of these instruments.

VS1003B		
Melodic	Effect	Percussion
piano	reverse cymbal	bass drum
vibraphone	guitar fret noise	snare
organ	breath	closed hihat
guitar	seashore	open hihat
distortion guitar	bird tweet	high tom
bass	telephone	low tom
violin	helicopter	crash cymbal 2
strings	applause	ride cymbal
trumpet	gunshot	tambourine
sax		high conga
flute		low conga
lead		maracas
pad		claves
steeldrum		

8.3 Data Flow of VS1003




Figure 12: Data Flow of VS1003.

First, depending on the audio data, and provided ADPCM encoding mode is not set, MP3, WMA, PCM WAV, IMA ADPCM WAV, or MIDI data is received and decoded from the SDI bus.

After decoding, if SCI.AIADDR is non-zero, application code is executed from the address pointed to by that register. For more details, see Application Notes for VS10XX.

Then data may be sent to the Bass and Treble Enhancer depending on the SCI.BASS register.

After that the signal is fed to the volume control unit, which also copies the data to the Audio FIFO.

The Audio FIFO holds the data, which is read by the Audio interrupt (Chapter 10.13.1) and fed to the sample rate converter and DACs. The size of the audio FIFO is 2048 stereo (2×16-bit) samples, or 8 KiB.

The sample rate converter converts all different sample rates to XTALI/2, or 128 times the highest usable sample rate. This removes the need for complex PLL-based clocking schemes and allows almost unlimited sample rate accuracy with one fixed input clock frequency. With a 12.288 MHz clock, the DA converter operates at 128×48 kHz, i.e. 6.144 MHz, and creates a stereo in-phase analog signal. The oversampled output is low-pass filtered by an on-chip analog filter. This signal is then forwarded to the earphone amplifier.

8.4 Serial Data Interface (SDI)

The serial data interface is meant for transferring compressed MP3 or WMA data, WAV PCM and ADPCM data as well as MIDI data.

If the input of the decoder is invalid or it is not received fast enough, analog outputs are automatically muted.

Also several different tests may be activated through SDI as described in Chapter 9.

8.5 Serial Control Interface (SCI)

The serial control interface is compatible with the SPI bus specification. Data transfers are always 16 bits. VS1003 is controlled by writing and reading the registers of the interface.

The main controls of the control interface are:

- control of the operation mode, clock, and builtin effects
- access to status information and header data
- access to encoded digital data
- uploading user programs

8.6 SCI Registers

SCI registers, prefix SCI_					
Reg	Type	Reset	Time ¹	Abbrev[bits]	Description
0x0	rw	0x800	70 CLKI ⁴	MODE	Mode control
0x1	rw	0x3C ³	40 CLKI	STATUS	Status of VS1003
0x2	rw	0	2100 CLKI	BASS	Built-in bass/treble enhancer
0x3	rw	0	11000 XTALI ⁵	CLOCKF	Clock freq + multiplier
0x4	rw	0	40 CLKI	DECODE_TIME	Decode time in seconds
0x5	rw	0	3200 CLKI	AUDATA	Misc. audio data
0x6	rw	0	80 CLKI	WRAM	RAM write/read
0x7	rw	0	80 CLKI	WRAMADDR	Base address for RAM write/read
0x8	r	0	-	HDATA0	Stream header data 0
0x9	r	0	-	HDATA1	Stream header data 1
0xA	rw	0	3200 CLKI ²	AIADDR	Start address of application
0xB	rw	0	2100 CLKI	VOL	Volume control
0xC	rw	0	50 CLKI ²	AICTRL0	Application control register 0
0xD	rw	0	50 CLKI ²	AICTRL1	Application control register 1
0xE	rw	0	50 CLKI ²	AICTRL2	Application control register 2
0xF	rw	0	50 CLKI ²	AICTRL3	Application control register 3

¹ This is the worst-case time that DREQ stays low after writing to this register. The user may choose to skip the DREQ check for those register writes that take less than 100 clock cycles to execute.

² In addition, the cycles spent in the user application routine must be counted.

³ Firmware changes the value of this register immediately to 0x38, and in less than 100 ms to 0x30.

⁴ When mode register write specifies a software reset the worst-case time is 16600 XTALI cycles.

⁵ Writing to this register may force internal clock to run at $1.0 \times XTALI$ for a while. Thus it is not a good idea to send SCI or SDI bits while this register update is in progress.

Note that if DREQ is low when an SCI write is done, DREQ also stays low after SCI write processing.

8.6.1 SCI.MODE (RW)

SCI.MODE is used to control the operation of VS1003 and defaults to 0x0800 (SM_SDINEW set).

Bit	Name	Function	Value	Description
0	SM_DIFF	Differential	0	normal in-phase audio
			1	left channel inverted
1	SM_SETTOZERO	Set to zero	0	right
			1	wrong
2	SM_RESET	Soft reset	0	no reset
			1	reset
3	SM_OUTOFWAV	Jump out of WAV decoding	0	no
			1	yes
4	SM_PDOWN	Powerdown	0	power on
			1	powerdown
5	SM_TESTS	Allow SDI tests	0	not allowed
			1	allowed
6	SM_STREAM	Stream mode	0	no
			1	yes
7	SM_SETTOZERO2	Set to zero	0	right
			1	wrong
8	SM_DACT	DCLK active edge	0	rising
			1	falling
9	SM_SDIORD	SDI bit order	0	MSb first
			1	MSb last
10	SM_SDISHARE	Share SPI chip select	0	no
			1	yes
11	SM_SDINEW	VS1002 native SPI modes	0	no
			1	yes
12	SM_ADPCM	ADPCM recording active	0	no
			1	yes
13	SM_ADPCM_HP	ADPCM high-pass filter active	0	no
			1	yes
14	SM_LINE_IN	ADPCM recording selector	0	microphone
			1	line in

When SM_DIFF is set, the player inverts the left channel output. For a stereo input this creates virtual surround, and for a mono input this creates a differential left/right signal.

Software reset is initiated by setting SM_RESET to 1. This bit is cleared automatically.

If you want to stop decoding a WAV, WMA, or MIDI file in the middle, set SM_OUTOFWAV, and send data honouring DREQ until SM_OUTOFWAV is cleared. SCI_HDAT1 will also be cleared. For WMA and MIDI it is safest to continue sending the stream, send zeroes for WAV.

Bit SM_PDOWN sets VS1003 into software powerdown mode. Note that software powerdown is not nearly as power efficient as hardware powerdown activated with the XRESET pin.

If SM_TESTS is set, SDI tests are allowed. For more details on SDI tests, look at Chapter 9.7.

SM_STREAM activates VS1003's stream mode. In this mode, data should be sent with as even intervals as possible (and preferable with data blocks of less than 512 bytes), and VS1003 makes every attempt to keep its input buffer half full by changing its playback speed up to 5%. For best quality sound, the average speed error should be within 0.5%, the bitrate should not exceed 160 kbit/s and VBR should not be used. For details, see Application Notes for VS10XX. This mode does not work with WMA files.

SM_DACT defines the active edge of data clock for SDI. When '0', data is read at the rising edge, when '1', data is read at the falling edge.

When SM_SDIORD is clear, bytes on SDI are sent as a default MSb first. By setting SM_SDIORD, the user may reverse the bit order for SDI, i.e. bit 0 is received first and bit 7 last. Bytes are, however, still sent in the default order. This register bit has no effect on the SCI bus.

Setting SM_SDISHARE makes SCI and SDI share the same chip select, as explained in Chapter 7.2, if also SM_SDINEW is set.

Setting SM_SDINEW will activate VS1002 native serial modes as described in Chapters 7.2.1 and 7.4.2. Note, that this bit is set as a default when VS1003 is started up.

By activating SM_ADPCM and SM_RESET at the same time, the user will activate IMA ADPCM recording mode. More information is available in the Application Notes for VS10XX.

If SM_ADPCM_HP is set at the same time as SM_ADPCM and SM_RESET, ADPCM mode will start with a high-pass filter. This may help intelligibility of speech when there is lots of background noise. The difference created to the ADPCM encoder frequency response is as shown in Figure 13.




Figure 13: ADPCM Frequency Responses with 8kHz sample rate.

SM_LINE_IN is used to select the input for ADPCM recording. If '0', microphone input pins MICP and MICN are used; if '1', LINEIN is used.

8.6.2 SCI_STATUS (RW)

SCI_STATUS contains information on the current status of VS1003 and lets the user shutdown the chip without audio glitches.

Name	Bits	Description
SS_VER	6:4	Version
SS_APDOWN2	3	Analog driver powerdown
SS_APDOWN1	2	Analog internal powerdown
SS_AVOL	1:0	Analog volume control

SS_VER is 0 for VS1001, 1 for VS1011, 2 for VS1002 and 3 for VS1003.

SS_APDOWN2 controls analog driver powerdown. Normally this bit is controlled by the system firmware. However, if the user wants to powerdown VS1003 with a minimum power-off transient, turn this bit to 1, then wait for at least a few milliseconds before activating reset.

SS_APDOWN1 controls internal analog powerdown. This bit is meant to be used by the system firmware only.

SS_AVOL is the analog volume control: 0 = -0 dB, 1 = -6 dB, 3 = -12 dB. This register is meant to be used automatically by the system firmware only.

8.6.3 SCI_BASS (RW)

Name	Bits	Description
ST_AMPLITUDE	15:12	Treble Control in 1.5 dB steps (-8..7, 0 = off)
ST_FREQLIMIT	11:8	Lower limit frequency in 1000 Hz steps (0..15)
SB_AMPLITUDE	7:4	Bass Enhancement in 1 dB steps (0..15, 0 = off)
SB_FREQLIMIT	3:0	Lower limit frequency in 10 Hz steps (2..15)

The Bass Enhancer VSBE is a powerful bass boosting DSP algorithm, which tries to take the most out of the users earphones without causing clipping.

VSBE is activated when SB_AMPLITUDE is non-zero. SB_AMPLITUDE should be set to the user's preferences, and SB_FREQLIMIT to roughly 1.5 times the lowest frequency the user's audio system can reproduce. For example setting SCI_BASS to 0x00f6 will have 15 dB enhancement below 60 Hz.

Note: Because VSBE tries to avoid clipping, it gives the best bass boost with dynamical music material, or when the playback volume is not set to maximum. It also does not create bass: the source material must have some bass to begin with.

Treble Control VSTC is activated when ST_AMPLITUDE is non-zero. For example setting SCI_BASS to 0x7a00 will have 10.5 dB treble enhancement at and above 10 kHz.

Bass Enhancer uses about 3.0 MIPS and Treble Control 1.2 MIPS at 44100 Hz sample rate. Both can be on simultaneously.

8.6.4 SCI_CLOCKF (RW)

The operation of SCI_CLOCKF is different in VS1003 than in VS10x1 and VS1002.

SCI_CLOCKF bits		
Name	Bits	Description
SC_MULT	15:13	Clock multiplier
SC_ADD	12:11	Allowed multiplier addition
SC_FREQ	10: 0	Clock frequency

SC_MULT activates the built-in clock multiplier. This will multiply XTALI to create a higher CLKI. The values are as follows:

SC_MULT	MASK	CLKI
0	0x0000	XTALI
1	0x2000	XTALI×1.5
2	0x4000	XTALI×2.0
3	0x6000	XTALI×2.5
4	0x8000	XTALI×3.0
5	0xa000	XTALI×3.5
6	0xc000	XTALI×4.0
7	0xe000	XTALI×4.5

SC_ADD tells, how much the decoder firmware is allowed to add to the multiplier specified by SC_MULT if more cycles are temporarily needed to decode a WMA stream. The values are:

SC_ADD	MASK	Multiplier addition
0	0x0000	No modification is allowed
1	0x0800	0.5×
2	0x1000	1.0×
3	0x1800	1.5×

SC_FREQ is used to tell if the input clock XTALI is running at something else than 12.288 MHz. XTALI is set in 4 kHz steps. The formula for calculating the correct value for this register is $\frac{XTALI-8000000}{4000}$ (XTALI is in Hz).

Note: The default value 0 is assumed to mean XTALI=12.288 MHz.

Note: because maximum sample rate is $\frac{XTALI}{256}$, all sample rates are not available if XTALI < 12.288 MHz.

Note: Automatic clock change can only happen when decoding WMA files. Automatic clock change is done one 0.5× at a time. This does not cause a drop to 1.0× clock and you can use the same SCI and SDI clock throughout the WMA file. When decoding ends the default multiplier is restored and can cause 1.0× clock to be used momentarily.

Example: If SCI_CLOCKF is 0x9BE8, SC_MULT = 4, SC_ADD = 3 and SC_FREQ = 0x3E8 = 1000. This means that XTALI = $1000 \times 4000 + 8000000 = 12$ MHz. The clock multiplier is set to $3.0 \times XTALI = 36$ MHz, and the maximum allowed multiplier that the firmware may automatically choose to use is $(3.0 + 1.5) \times XTALI = 54$ MHz.

8.6.5 SCI_DECODE_TIME (RW)

When decoding correct data, current decoded time is shown in this register in full seconds.

The user may change the value of this register. In that case the new value should be written twice.

SCI_DECODE_TIME is reset at every software reset and also when WAV (PCM or IMA ADPCM), WMA, or MIDI decoding starts or ends.

8.6.6 SCI_AUDATA (RW)

When decoding correct data, the current sample rate and number of channels can be found in bits 15:1 and 0 of SCI_AUDATA, respectively. Bits 15:1 contain the sample rate divided by two, and bit 0 is 0 for mono data and 1 for stereo. Writing to SCI_AUDATA will change the sample rate directly.

Example: 44100 Hz stereo data reads as 0xAC45 (44101).

8.6.7 SCI_WRAM (RW)

SCI_WRAM is used to upload application programs and data to instruction and data RAMs. The start address must be initialized by writing to SCI_WRAMADDR prior to the first write/read of SCI_WRAM. As 16 bits of data can be transferred with one SCI_WRAM write/read, and the instruction word is 32 bits long, two consecutive writes/reads are needed for each instruction word. The byte order is big-endian (i.e. most significant words first). After each full-word write/read, the internal pointer is autoincremented.

8.6.8 SCI_WRAMADDR (W)

SCI_WRAMADDR is used to set the program address for following SCI_WRAM writes/reads.

SM_WRAMADDR Start...End	Dest. addr. Start...End	Bits/ Word	Description
0x1800...0x187F	0x1800...0x187F	16	X data RAM
0x5800...0x587F	0x1800...0x187F	16	Y data RAM
0x8030...0x84FF	0x0030...0x04FF	32	Instruction RAM
0xC000...0xFFFF	0xC000...0xFFFF	16	I/O

8.6.9 SCI_HDAT0 and SCI_HDAT1 (R)

For WAV files, SPI_HDAT0 and SPI_HDAT1 read as 0x7761, and 0x7665, respectively.

For WMA files, SCI_HDAT1 contains 0x574D and SCI_HDAT0 contains the data speed measured in bytes per second. To get the bit-rate of the file, multiply the value of SCI_HDAT0 by 8.

for MIDI files, SCI_HDAT1 contains 0x4D54 and SCI_HDAT0 contains values according to the following table:

HDAT0[15:8]	HDAT0[7:0]	Value	Explanation
0	polyphony		current polyphony
1..255	reserved		

For MP3 files, SCI_HDAT[0...1] have the following content:

Bit	Function	Value	Explanation
HDAT1[15:5]	syncword	2047	stream valid
HDAT1[4:3]	ID	3	ISO 11172-3 MPG 1.0
		2	ISO 13818-3 MPG 2.0 (1/2-rate)
		1	MPG 2.5 (1/4-rate)
		0	MPG 2.5 (1/4-rate)
HDAT1[2:1]	layer	3	I
		2	II
		1	III
		0	reserved
HDAT1[0]	protect bit	1	No CRC
		0	CRC protected
HDAT0[15:12]	bitrate		ISO 11172-3
HDAT0[11:10]	sample rate	3	reserved
		2	32/16/ 8 kHz
		1	48/24/12 kHz
		0	44/22/11 kHz
HDAT0[9]	pad bit	1	additional slot
		0	normal frame
HDAT0[8]	private bit		not defined
HDAT0[7:6]	mode	3	mono
		2	dual channel
		1	joint stereo
		0	stereo
HDAT0[5:4]	extension		ISO 11172-3
HDAT0[3]	copyright	1	copyrighted
		0	free
HDAT0[2]	original	1	original
		0	copy
HDAT0[1:0]	emphasis	3	CCITT J.17
		2	reserved
		1	50/15 microsec
		0	none

When read, SCI_HDAT0 and SCI_HDAT1 contain header information that is extracted from MP3 stream

currently being decoded. After reset both registers are cleared, indicating no data has been found yet.

The “sample rate” field in SCI_HDAT0 is interpreted according to the following table:

“sample rate”	ID=3 / Hz	ID=2 / Hz	ID=0,1 / Hz
3	-	-	-
2	32000	16000	8000
1	48000	24000	12000
0	44100	22050	11025

The “bitrate” field in HDAT0 is read according to the following table:

“bitrate”	ID=3 / kbit/s	ID=0,1,2 / kbit/s
15	forbidden	forbidden
14	320	160
13	256	144
12	224	128
11	192	112
10	160	96
9	128	80
8	112	64
7	96	56
6	80	48
5	64	40
4	56	32
3	48	24
2	40	16
1	32	8
0	-	-

8.6.10 SCI_AIADDR (RW)

SCI_AIADDR indicates the start address of the application code written earlier with SCI_WRAMADDR and SCI_WRAM registers. If no application code is used, this register should not be initialized, or it should be initialized to zero. For more details, see Application Notes for VS10XX.

8.6.11 SCI_VOL (RW)

SCI_VOL is a volume control for the player hardware. For each channel, a value in the range of 0..254 may be defined to set its attenuation from the maximum volume level (in 0.5 dB steps). The left channel value is then multiplied by 256 and the values are added. Thus, maximum volume is 0 and total silence is 0xFEFE.

Example: for a volume of -2.0 dB for the left channel and -3.5 dB for the right channel: $(4 \times 256) + 7 = 0x407$. Note, that at startup volume is set to full volume. Resetting the software does not reset the volume setting.

Note: Setting SCI_VOL to 0xFFFF will activate analog powerdown mode.

8.6.12 SCI_AICTRL[x] (RW)

SCI_AICTRL[x] registers (x=[0 .. 3]) can be used to access the user's application program.

9 Operation

9.1 Clocking

VS1003 operates on a single, nominally 12.288 MHz fundamental frequency master clock. This clock can be generated by external circuitry (connected to pin XTALI) or by the internal clock chrystal interface (pins XTALI and XTALO).

9.2 Hardware Reset

When the XRESET -signal is driven low, VS1003 is reset and all the control registers and internal states are set to the initial values. XRESET-signal is asynchronous to any external clock. The reset mode doubles as a full-powerdown mode, where both digital and analog parts of VS1003 are in minimum power consumption stage, and where clocks are stopped. Also XTALO is grounded.

After a hardware reset (or at power-up) DREQ will stay down for at least 16600 clock cycles, which means an approximate 1.35 ms delay if VS1003 is run at 12.288 MHz. After this the user should set such basic software registers as SCI.MODE, SCI.BASS, SCI.CLOCKF, and SCI.VOL before starting decoding. See section 8.6 for details.

Internal clock can be multiplied with a PLL. Supported multipliers through the SCI.CLOCKF register are $1.0 \times \dots 4.5 \times$ the input clock. Reset value for Internal Clock Multiplier is $1.0 \times$. If typical values are wanted, the Internal Clock Multiplier needs to be set to $3.0 \times$ after reset. Wait until DREQ rises, then write value 0x9800 to SCI.CLOCKF (register 3). See section 8.6.4 for details.

9.3 Software Reset

In some cases the decoder software has to be reset. This is done by activating bit 2 in SCI.MODE register (Chapter 8.6.1). Then wait for at least $2 \mu s$, then look at DREQ. DREQ will stay down for at least 16600 clock cycles, which means an approximate 1.35 ms delay if VS1003 is run at 12.288 MHz. After DREQ is up, you may continue playback as usual.

If you want to make sure VS1003 doesn't cut the ending of low-bitrate data streams and you want to do a software reset, it is recommended to feed 2048 zeros (honoring DREQ) to the SDI bus after the file and before the reset. This is especially important for MIDI files, although you can also use SCI.HDAT1 polling.

If you want to interrupt the playing of a WAV, WMA, or MIDI file in the middle, set SM.OUTOFWAV in the mode register, and wait until SCI.HDAT1 is cleared (with a two-second timeout) before continuing with a software reset. MP3 does not currently implement the SM.OUTOFWAV because it is a stream format, thus the timeout requirement.

9.4 SPI Boot

If GPIO0 is set with a pull-up resistor to 1 at boot time, VS1003 tries to boot from external SPI memory.

SPI boot redefines the following pins:

Normal Mode	SPI Boot Mode
GPIO0	xCS
GPIO1	CLK
DREQ	MOSI
GPIO2	MISO

The memory has to be an SPI Bus Serial EEPROM with 16-bit addresses (i.e. at least 1 KiB). The serial speed used by VS1003 is 245 kHz with the nominal 12.288 MHz clock. The first three bytes in the memory have to be 0x50, 0x26, 0x48. The exact record format is explained in the Application Notes for VS10XX.

9.5 Play/Decode

This is the normal operation mode of VS1003. SDI data is decoded. Decoded samples are converted to analog domain by the internal DAC. If no decodable data is found, SCI.HDAT0 and SCI.HDAT1 are set to 0 and analog outputs are muted.

When there is no input for decoding, VS1003 goes into idle mode (lower power consumption than during decoding) and actively monitors the serial data input for valid data.

All different formats can be played back-to-back without software reset in-between. Send at least 4 zeros after each stream. However, using software reset between streams may still be a good idea, as it guards against broken files. In this case you shouldnt wait for the completion of the decoding (SCI.HDAT0 and SCI.HDAT1 become zero) before issuing software reset.

9.6 Feeding PCM data

VS1003 can be used as a PCM decoder by sending to it a WAV file header. If the length sent in the WAV file is 0 or 0xFFFFFFFF, VS1003 will stay in PCM mode indefinitely (or until SM.OUTOFWAV has been set). 8-bit linear and 16-bit linear audio is supported in mono or stereo.

9.7 SDI Tests

There are several test modes in VS1003, which allow the user to perform memory tests, SCI bus tests, and several different sine wave tests.

All tests are started in a similar way: VS1003 is hardware reset, SM_TESTS is set, and then a test command is sent to the SDI bus. Each test is started by sending a 4-byte special command sequence, followed by 4 zeros. The sequences are described below.

9.7.1 Sine Test

Sine test is initialized with the 8-byte sequence 0x53 0xEF 0x6E n 0 0 0 0, where n defines the sine test to use. n is defined as follows:

n bits		
Name	Bits	Description
F_sIdx	7:5	Sample rate index
S	4:0	Sine skip speed

F_sIdx	F_s
0	44100 Hz
1	48000 Hz
2	32000 Hz
3	22050 Hz
4	24000 Hz
5	16000 Hz
6	11025 Hz
7	12000 Hz

The frequency of the sine to be output can now be calculated from $F = F_s \times \frac{S}{128}$.

Example: Sine test is activated with value 126, which is 0b01111110. Breaking n to its components, $F_sIdx = 0b011 = 3$ and thus $F_s = 22050Hz$. $S = 0b11110 = 30$, and thus the final sine frequency $F = 22050Hz \times \frac{30}{128} \approx 5168Hz$.

To exit the sine test, send the sequence 0x45 0x78 0x69 0x74 0 0 0 0.

Note: Sine test signals go through the digital volume control, so it is possible to test channels separately.

9.7.2 Pin Test

Pin test is activated with the 8-byte sequence 0x50 0xED 0x6E 0x54 0 0 0 0. This test is meant for chip production testing only.

9.7.3 Memory Test

Memory test mode is initialized with the 8-byte sequence 0x4D 0xEA 0x6D 0x54 0 0 0 0. After this sequence, wait for 500000 clock cycles. The result can be read from the SCI register SCI_HDAT0, and 'one' bits are interpreted as follows:

Bit(s)	Mask	Meaning
15	0x8000	Test finished
14:7		Unused
6	0x0040	Mux test succeeded
5	0x0020	Good I RAM
4	0x0010	Good Y RAM
3	0x0008	Good X RAM
2	0x0004	Good I ROM
1	0x0002	Good Y ROM
0	0x0001	Good X ROM
	0x807f	All ok

Memory tests overwrite the current contents of the RAM memories.

9.7.4 SCI Test

Sci test is initialized with the 8-byte sequence 0x53 0x70 0xEE n 0 0 0 0, where $n - 48$ is the register number to test. The content of the given register is read and copied to SCI_HDAT0. If the register to be tested is HDAT0, the result is copied to SCI_HDAT1.

Example: if n is 48, contents of SCI register 0 (SCI_MODE) is copied to SCI_HDAT0.

10 VS1003 Registers

10.1 Who Needs to Read This Chapter

User software is required when a user wishes to add some own functionality like DSP effects to VS1003.

However, most users of VS1003 don't need to worry about writing their own code, or about this chapter, including those who only download software plug-ins from VLSI Solution's Web site.

10.2 The Processor Core

VS_DSP is a 16/32-bit DSP processor core that also had extensive all-purpose processor features. VLSI Solution's free VSKIT Software Package contains all the tools and documentation needed to write, simulate and debug Assembly Language or Extended ANSI C programs for the VS_DSP processor core. VLSI Solution also offers a full Integrated Development Environment VSIDE for full debug capabilities.

10.3 VS1003 Memory Map

VS1003's Memory Map is shown in Figure 14.

10.4 SCI Registers

SCI registers described in Chapter 8.6 can be found here between 0xC000..0xC00F. In addition to these registers, there is one in address 0xC010, called SPI_CHANGE.

SPI registers, prefix SPI_				
Reg	Type	Reset	Abbrev[bits]	Description
0xC010	r	0	CHANGE[5:0]	Last SCI access address.

SPI_CHANGE bits		
Name	Bits	Description
SPI.CH.WRITE	4	1 if last access was a write cycle.
SPI.CH.ADDR	3:0	SPI address of last access.

10.5 Serial Data Registers

SDI registers, prefix SER_				
Reg	Type	Reset	Abbrev[bits]	Description
0xC011	r	0	DATA	Last received 2 bytes, big-endian.
0xC012	w	0	DREQ[0]	DREQ pin control.




Figure 14: User's Memory Map.

10.6 DAC Registers

DAC registers, prefix DAC_				
Reg	Type	Reset	Abbrev[bits]	Description
0xC013	rw	0	FCTL	DAC frequency control, 16 LSbs.
0xC014	rw	0	FCTLH	DAC frequency control 4MSbs, PLL control.
0xC015	rw	0	LEFT	DAC left channel PCM value.
0xC016	rw	0	RIGHT	DAC right channel PCM value.

Every fourth clock cycle, an internal 26-bit counter is added to by $(\text{DAC_FCTLH} \& 15) \times 65536 + \text{DAC_FCTL}$. Whenever this counter overflows, values from `DAC_LEFT` and `DAC_RIGHT` are read and a DAC interrupt is generated.

10.7 GPIO Registers

GPIO registers, prefix GPIO_				
Reg	Type	Reset	Abbrev[bits]	Description
0xC017	rw	0	DDR[3:0]	Direction.
0xC018	r	0	IDATA[3:0]	Values read from the pins.
0xC019	rw	0	ODATA[3:0]	Values set to the pins.

GPIO_DIR is used to set the direction of the GPIO pins. 1 means output. GPIO_ODATA remembers its values even if a GPIO_DIR bit is set to input.

GPIO registers don't generate interrupts.

Note that in VS1003 the VSDSP registers can be read and written through the SCI_WRAMADDR and SCI_WRAM registers. You can thus use the GPIO pins quite conveniently.

10.8 Interrupt Registers

Interrupt registers, prefix INT_				
Reg	Type	Reset	Abbrev[bits]	Description
0xC01A	rw	0	ENABLE[7:0]	Interrupt enable.
0xC01B	w	0	GLOB_DIS[-]	Write to add to interrupt counter.
0xC01C	w	0	GLOB_ENA[-]	Write to subtract from interrupt counter.
0xC01D	rw	0	COUNTER[4:0]	Interrupt counter.

INT_ENABLE controls the interrupts. The control bits are as follows:

INT_ENABLE bits		
Name	Bits	Description
INT_EN_TIM1	7	Enable Timer 1 interrupt.
INT_EN_TIM0	6	Enable Timer 0 interrupt.
INT_EN_RX	5	Enable UART RX interrupt.
INT_EN_TX	4	Enable UART TX interrupt.
INT_EN_MODU	3	Enable AD modulator interrupt.
INT_EN_SDI	2	Enable Data interrupt.
INT_EN_SCI	1	Enable SCI interrupt.
INT_EN_DAC	0	Enable DAC interrupt.

Note: It may take upto 6 clock cycles before changing INT_ENABLE has any effect.

Writing any value to INT_GLOB_DIS adds one to the interrupt counter INT_COUNTER and effectively disables all interrupts. It may take upto 6 clock cycles before writing to this register has any effect.

Writing any value to INT_GLOB_ENA subtracts one from the interrupt counter (unless INT_COUNTER already was 0). If the interrupt counter becomes zero, interrupts selected with INT_ENABLE are re-stored. An interrupt routine should always write to this register as the last thing it does, because interrupts automatically add one to the interrupt counter, but subtracting it back to its initial value is the responsibility of the user. It may take upto 6 clock cycles before writing this register has any effect.

By reading INT_COUNTER the user may check if the interrupt counter is correct or not. If the register is not 0, interrupts are disabled.

10.9 A/D Modulator Registers

Interrupt registers, prefix AD_				
Reg	Type	Reset	Abbrev[bits]	Description
0xC01E	rw	0	DIV	A/D Modulator divider.
0xC01F	rw	0	DATA	A/D Modulator data.

AD_DIV bits		
Name	Bits	Description
ADM_POWERDOWN	15	1 in powerdown.
ADM_DIVIDER	14:0	Divider.

ADM_DIVIDER controls the AD converter's sampling frequency. To gather one sample, $128 \times n$ clock cycles are used (n is value of AD_DIV). The lowest usable value is 4, which gives a 48 kHz sample rate when CLKI is 24.576 MHz. When ADM_POWERDOWN is 1, the A/D converter is turned off.

AD_DATA contains the latest decoded A/D value.

10.10 Watchdog v1.0 2002-08-26

The watchdog consist of a watchdog counter and some logic. After reset, the watchdog is inactive. The counter reload value can be set by writing to WDOG_CONFIG. The watchdog is activated by writing 0x4ea9 to register WDOG_RESET. Every time this is done, the watchdog counter is reset. Every 65536'th clock cycle the counter is decremented by one. If the counter underflows, it will activate vsdsp's internal reset sequence.

Thus, after the first 0x4ea9 write to WDOG_RESET, subsequent writes to the same register with the same value must be made no less than every $65536 \times \text{WDOG_CONFIG}$ clock cycles.

Once started, the watchdog cannot be turned off. Also, a write to WDOG_CONFIG doesn't change the counter reload value.

After watchdog has been activated, any read/write operation from/to WDOG_CONFIG or WDOG_DUMMY will invalidate the next write operation to WDOG_RESET. This will prevent runaway loops from re-setting the counter, even if they do happen to write the correct number. Writing a wrong value to WDOG_RESET will also invalidate the next write to WDOG_RESET.

Reads from watchdog registers return undefined values.

10.10.1 Registers

Watchdog, prefix WDOG_				
Reg	Type	Reset	Abbrev	Description
0xC020	w	0	CONFIG	Configuration
0xC021	w	0	RESET	Clock configuration
0xC022	w	0	DUMMY[-]	Dummy register

10.11 UART v1.0 2002-04-23

RS232 UART implements a serial interface using rs232 standard.




Figure 15: RS232 Serial Interface Protocol

When the line is idling, it stays in logic high state. When a byte is transmitted, the transmission begins with a start bit (logic zero) and continues with data bits (LSB first) and ends up with a stop bit (logic high). 10 bits are sent for each 8-bit byte frame.

10.11.1 Registers

UART registers, prefix UARTx_				
Reg	Type	Reset	Abbrev	Description
0xC028	r	0	STATUS[3:0]	Status
0xC029	r/w	0	DATA[7:0]	Data
0xC02A	r/w	0	DATAH[15:8]	Data High
0xC02B	r/w	0	DIV	Divider

10.11.2 Status UARTx.STATUS

A read from the status register returns the transmitter and receiver states.

UARTx.STATUS Bits		
Name	Bits	Description
UART_ST_RXORUN	3	Receiver overrun
UART_ST_RXFULL	2	Receiver data register full
UART_ST_TXFULL	1	Transmitter data register full
UART_ST_TXRUNNING	0	Transmitter running

UART_ST_RXORUN is set if a received byte overwrites unread data when it is transferred from the receiver shift register to the data register, otherwise it is cleared.

UART_ST_RXFULL is set if there is unread data in the data register.

UART_ST_TXFULL is set if a write to the data register is not allowed (data register full).

UART_ST_TXRUNNING is set if the transmitter shift register is in operation.

10.11.3 Data UARTx_DATA

A read from UARTx_DATA returns the received byte in bits 7:0, bits 15:8 are returned as '0'. If there is no more data to be read, the receiver data register full indicator will be cleared.

A receive interrupt will be generated when a byte is moved from the receiver shift register to the receiver data register.

A write to UARTx_DATA sets a byte for transmission. The data is taken from bits 7:0, other bits in the written value are ignored. If the transmitter is idle, the byte is immediately moved to the transmitter shift register, a transmit interrupt request is generated, and transmission is started. If the transmitter is busy, the UART_ST_TXFULL will be set and the byte remains in the transmitter data register until the previous byte has been sent and transmission can proceed.

10.11.4 Data High UARTx_DATAH

The same as UARTx_DATA, except that bits 15:8 are used.

10.11.5 Divider UARTx_DIV

UARTx_DIV Bits		
Name	Bits	Description
UART_DIV_D1	15:8	Divider 1 (0..255)
UART_DIV_D2	7:0	Divider 2 (6..255)

The divider is set to 0x0000 in reset. The ROM boot code must initialize it correctly depending on the master clock frequency to get the correct bit speed. The second divider (D_2) must be from 6 to 255.

The communication speed $f = \frac{f_m}{(D_1+1) \times (D_2)}$, where f_m is the master clock frequency, and f is the TX/RX speed in bps.

Divider values for common communication speeds at 26 MHz master clock:

Example UART Speeds, $f_m = 26MHz$		
Comm. Speed [bps]	UART_DIV_D1	UART_DIV_D2
4800	85	63
9600	42	63
14400	42	42
19200	51	26
28800	42	21
38400	25	26
57600	1	226
115200	0	226

10.11.6 Interrupts and Operation

Transmitter operates as follows: After an 8-bit word is written to the transmit data register it will be transmitted instantly if the transmitter is not busy transmitting the previous byte. When the transmission begins a TX_INTR interrupt will be sent. Status bit [1] informs the transmitter data register empty (or full state) and bit [0] informs the transmitter (shift register) empty state. A new word must not be written to transmitter data register if it is not empty (bit [1] = '0'). The transmitter data register will be empty as soon as it is shifted to transmitter and the transmission is begun. It is safe to write a new word to transmitter data register every time a transmit interrupt is generated.

Receiver operates as follows: It samples the RX signal line and if it detects a high to low transition, a start bit is found. After this it samples each 8 bit at the middle of the bit time (using a constant timer), and fills the receiver (shift register) LSB first. Finally if a stop bit (logic high) is detected the data in the receiver is moved to the receive data register and the RX_INTR interrupt is sent and a status bit[2] (receive data register full) is set, and status bit[2] old state is copied to bit[3] (receive data overrun). After that the receiver returns to idle state to wait for a new start bit. Status bit[2] is zeroed when the receiver data register is read.

RS232 communication speed is set using two clock dividers. The base clock is the processor master clock. Bits 15-8 in these registers are for first divider and bits 7-0 for second divider. RX sample frequency is the clock frequency that is input for the second divider.

10.12 Timers v1.0 2002-04-23

There are two 32-bit timers that can be initialized and enabled independently of each other. If enabled, a timer initializes to its start value, written by a processor, and starts decrementing every clock cycle. When the value goes past zero, an interrupt is sent, and the timer initializes to the value in its start value register, and continues downcounting. A timer stays in that loop as long as it is enabled.

A timer has a 32-bit timer register for down counting and a 32-bit TIMER1_LH register for holding the timer start value written by the processor. Timers have also a 2-bit TIMER_ENA register. Each timer is enabled (1) or disabled (0) by a corresponding bit of the enable register.

10.12.1 Registers

Timer registers, prefix TIMER_				
Reg	Type	Reset	Abbrev	Description
0xC030	r/w	0	CONFIG[7:0]	Timer configuration
0xC031	r/w	0	ENABLE[1:0]	Timer enable
0xC034	r/w	0	T0L	Timer0 startvalue - LSBs
0xC035	r/w	0	T0H	Timer0 startvalue - MSBs
0xC036	r/w	0	T0CNTL	Timer0 counter - LSBs
0xC037	r/w	0	T0CNTH	Timer0 counter - MSBs
0xC038	r/w	0	T1L	Timer1 startvalue - LSBs
0xC039	r/w	0	T1H	Timer1 startvalue - MSBs
0xC03A	r/w	0	T1CNTL	Timer1 counter - LSBs
0xC03B	r/w	0	T1CNTH	Timer1 counter - MSBs

10.12.2 Configuration TIMER_CONFIG

TIMER_CONFIG Bits		
Name	Bits	Description
TIMER_CF_CLKDIV	7:0	Master clock divider

TIMER_CF_CLKDIV is the master clock divider for all timer clocks. The generated internal clock frequency $f_i = \frac{f_m}{c+1}$, where f_m is the master clock frequency and c is TIMER_CF_CLKDIV. Example: With a 12 MHz master clock, TIMER_CF_DIV=3 divides the master clock by 4, and the output/sampling clock would thus be $f_i = \frac{12MHz}{3+1} = 3MHz$.

10.12.3 Configuration TIMER_ENABLE

TIMER_ENABLE Bits		
Name	Bits	Description
TIMER_EN_T1	1	Enable timer 1
TIMER_EN_T0	0	Enable timer 0

10.12.4 Timer X Startvalue TIMER_Tx[L/H]

The 32-bit start value TIMER_Tx[L/H] sets the initial counter value when the timer is reset. The timer interrupt frequency $f_t = \frac{f_i}{c+1}$ where f_i is the master clock obtained with the clock divider (see Chapter 10.12.2 and c is TIMER_Tx[L/H]).

Example: With a 12 MHz master clock and with $\text{TIMER_CF_CLKDIV}=3$, the master clock $f_i = 3\text{MHz}$. If $\text{TIMER_TH}=0$, $\text{TIMER_TL}=99$, then the timer interrupt frequency $f_t = \frac{3\text{MHz}}{99+1} = 30\text{kHz}$.

10.12.5 Timer X Counter TIMER_TxCNT[L/H]

TIMER_TxCNT[L/H] contains the current counter values. By reading this register pair, the user may get knowledge of how long it will take before the next timer interrupt. Also, by writing to this register, a one-shot different length timer interrupt delay may be realized.

10.12.6 Interrupts

Each timer has its own interrupt, which is asserted when the timer counter underflows.

10.13 System Vector Tags

The System Vector Tags are tags that may be replaced by the user to take control over several decoder functions.

10.13.1 AudioInt, 0x20

Normally contains the following VS_DSP assembly code:

```
jmpi DAC_INT_ADDRESS, (i6)+1
```

The user may, at will, replace the first instruction with a *jmp_i* command to gain control over the audio interrupt.

10.13.2 SciInt, 0x21

Normally contains the following VS_DSP assembly code:

```
jmpi SCI_INT_ADDRESS, (i6)+1
```

The user may, at will, replace the instruction with a *jmp_i* command to gain control over the SCI interrupt.

10.13.3 DataInt, 0x22

Normally contains the following VS_DSP assembly code:

```
jmpi SDI_INT_ADDRESS, (i6)+1
```

The user may, at will, replace the instruction with a *jmp_i* command to gain control over the SDI interrupt.

10.13.4 ModuInt, 0x23

Normally contains the following VS_DSP assembly code:

```
jmpi MODU_INT_ADDRESS, (i6)+1
```

The user may, at will, replace the instruction with a *jmp_i* command to gain control over the AD Modulator interrupt.

10.13.5 TxInt, 0x24

Normally contains the following VS_DSP assembly code:

```
jmpi EMPTY_INT_ADDRESS, (i6)+1
```

The user may, at will, replace the instruction with a *jmp_i* command to gain control over the UART TX interrupt.

10.13.6 RxInt, 0x25

Normally contains the following VS_DSP assembly code:

```
jmpi RX_INT_ADDRESS, (i6)+1
```

The user may, at will, replace the first instruction with a *jmp_i* command to gain control over the UART RX interrupt.

10.13.7 Timer0Int, 0x26

Normally contains the following VS_DSP assembly code:

```
jmpi EMPTY_INT_ADDRESS, (i6)+1
```

The user may, at will, replace the first instruction with a *jmp_i* command to gain control over the Timer 0 interrupt.

10.13.8 Timer1Int, 0x27

Normally contains the following VS_DSP assembly code:

```
jmpi EMPTY_INT_ADDRESS, (i6)+1
```

The user may, at will, replace the first instruction with a *jmp_i* command to gain control over the Timer 1 interrupt.

10.13.9 UserCodec, 0x0

Normally contains the following VS_DSP assembly code:

```
jr  
nop
```

If the user wants to take control away from the standard decoder, the first instruction should be replaced with an appropriate *j* command to user's own code.

Unless the user is feeding MP3 or WMA data at the same time, the system activates the user program in less than 1 ms. After this, the user should steal interrupt vectors from the system, and insert user programs.

10.14 System Vector Functions

The System Vector Functions are pointers to some functions that the user may call to help implementing his own applications.

10.14.1 WriteIRam(), 0x2

VS_DSP C prototype:

```
void WriteIRam(register __i0 u_int16 *addr, register __a1 u_int16 msW, register __a0 u_int16 lsW);
```

This is the preferred way to write to the User Instruction RAM.

10.14.2 ReadIRam(), 0x4

VS_DSP C prototype:

```
u_int32 ReadIRam(register __i0 u_int16 *addr);
```

This is the preferred way to read from the User Instruction RAM.

A1 contains the MSBs and a0 the LSBs of the result.

10.14.3 DataBytes(), 0x6

VS_DSP C prototype:

```
u_int16 DataBytes(void);
```

If the user has taken over the normal operation of the system by switching the pointer in UserCodec to point to his own code, he may read data from the Data Interface through this and the following two functions.

This function returns the number of data bytes that can be read.

10.14.4 GetDataByte(), 0x8

VS_DSP C prototype:

```
u_int16 GetDataByte(void);
```

Reads and returns one data byte from the Data Interface. This function will wait until there is enough data in the input buffer.

10.14.5 GetDataWords(), 0xa

VS_DSP C prototype:

```
void GetDataWords(register __i0 __y u_int16 *d, register __a0 u_int16 n);
```

Read n data byte pairs and copy them in big-endian format (first byte to MSBs) to d . This function will wait until there is enough data in the input buffer.

10.14.6 Reboot(), 0xc

VS_DSP C prototype:

```
void Reboot(void);
```

Causes a software reboot, i.e. jump to the standard firmware without reinitializing the IRAM vectors.

This is NOT the same as the software reset function, which causes complete initialization.

11 Document Version Changes

This chapter describes the most important changes to this document.

11.1 Version 0.92, 2005-06-07

- License clause updated
- Midi instruments listed
- Recommended temperature range -25°C..+70°

11.2 Version 0.91, 2005-02-25

- Added LQFP symbol into first page.
- Pin name changes in Section 5.2.
- Chip Characteristics revised.

11.3 Version 0.90, 2005-01-28

- Updated the connection diagram in Section 6
- Added microphone and line input limits in Section 4
- RX should be connected to IOVDD if UART is not used.
- BGA-49 pinout changes in Section 5.2.

11.4 Version 0.80, 2005-01-11

- DREQ deasserted during SCI operations (Chapters 7.3, 7.5.2, 7.5.3).
- WMA has passed Microsoft's conformance testing program.

11.5 Version 0.70, 2004-07-28

- References to MIDI added.
- Fixed memory map.

11.6 Initial version 0.62 for VS1003, 2003-03-19

- Created document.

12 Contact Information

VLSI Solution Oy
Hermiankatu 6-8 C
FIN-33720 Tampere
FINLAND

Fax: +358-3-316 5220
Phone: +358-3-316 5230
Email: sales@vlsi.fi
URL: <http://www.vlsi.fi/>